Complete target-state specification before incremental implementation; P1–P6 complete and P7 high-fidelity Design Complete next.